Advance Information

TMOS ICePAK Power Module

P-Channel Power MOSFET and N-Channel SENSEFET™ Product in a **Full H-Bridge Configuration**

The MPM3002 is a H-Bridge power circuit with lossless current sensing capability. The upper legs of the bridge consists of P-Channel power MOSFETs and the lower legs of the bridge consist of two SENSEFET devices. This power circuit packaged in the ICePAK package is ideal for applications such as servo motor drives, stepper motor controls and switching power supplies. Features of this product include:


- P and N-Channel Power MOSFET Configuration for Ease of Drive
- Lossless Current Sensing in Each Lower Leg of the H-Bridge
- Isolated Package with 2 kV Isolation Voltage Rating


3

- High Power Handling Capability 62.5 Watts
- High Peak Current Handling Capability 25 Amperes

MPM3002

TMOS POWER MOSFET H-BRIDGE 100 VOLTS **8 AMPERES**





This document contains information on a new product. Specifications and information herein are subject to change without notice

MOTOROLA TMOS POWER MOSFET DATA

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating		Symbol	Value	Unit	
Drain-to-Source Voltage	(All Types)	V _{DSS}	100	Volts	
Drain-to-Gate Voltage ($R_{GS} = 1M\Omega$)	(All Types)	VDGR	100		
Gate-to-Source Voltage	(All Types)	V _{GS}	± 20		
Drain-to-Mirror Voltage	(Q2 and Q3)	VDM	100		
Gate-to-Mirror Voltage	(Q2 and Q3)	VgM	± 20		
Drain Current — Continuous — Pulsed	(Q2 and Q3)	lD MQl	12 30	Amps	
— Continuous — Puised	(Q1 and Q4)	lD MOl	8 25		
— Continuous — Pulsed	(N/P-Channel Combination)	ID MOI	8 25		
Sense Current — Continuous — Pulsed	(Q2 and Q3)	I _M M	13 33	mA	
RMS Isolation Voltage	(Any Pin to Case)	Viso	2000	Volts	
Operating and Storage Temperature Ran	nge	Tی, T _{stg}	-40 to 150	°C	

THERMAL CHARACTERISTICS

Power Dissipation — $T_C = 25^{\circ}C$ (Any single device) (Q1 and Q3 or Q1 and Q4 or Q2 and Q3 or Q2 and Q4 "On") (Q1 and Q2 and/or Q3 and Q4 "On")	PD	62 5 62 5 31.25	Watts
Power Derating — Derate above T _C = 25°C (Any single device) (Q1 and Q3 or Q1 and Q4 or Q2 and Q3 or Q2 and Q4 "On") (Q1 and Q2 and/or Q3 and Q4 "On")	1/R _⊕ JC	0.5 0.5 0.25	W/°C
Thermal Resistance — Junction to Case — Junction-to-Ambient	R _Ø JC R _Ø JA	2 35	°C/W
Thermal Coupling Coefficient (Q1 to Q2 or Q4 to Q3) See Table 1 (Q1 to Q3, Q1 to Q4, Q2 to Q3 or Q2 to Q4)	α β	0.5 0 01	_
Maximum Lead Temperature for Soldering Purposes 1/8" from case for 5 seconds	TL	260	°C

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$, $V_{MS} = 0$ unless otherwise noted)

Characteristics		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						<u>,</u>
Drain-to-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	(All Devices)	V(BR)DSS	100	_	_	Vdc
Drain-to-Mirror Breakdown Voltage (VGS = 0, ID = 0.25 mA)	(Q2 and Q3)	V(BR)DMS	100	_		Vdc
Zero Gate Voltage Drain Current {V _{DS} = 80 V, V _{GS} = 0} (V _{DS} = 80 V, V _{GS} = 0, T _J = 125°C)	(Any Single Device)	loss	_		0.2	mAdc
Gate-Body Leakage Current — Forward (VGSF = 20 Vdc, VDS = 0)	(Any Single Device)	IGSSF	_	_	100	nAdc
Gate Body Leakage Current — Reverse (VGSR = 20 Vdc, VDS = 0)	(Any Single Device)	IGSSR	_		100	

ON CHARACTERISTICS*

Gate Threshold Voltage (VDS = VGS, ID = 1 mAdc) (T,j = 125°C)	(Any Single Device)	V _{GS(th)}	2 1	3 _	4.5 3.5	Vdc
Static Drain-to-Source On-Resistance (VGS = 10 Vdc, ID = 4 Adc)	(Q2 and Q3)	R _{DS(on)}	_	_	0.15	Ohms

(continued)

MPM3002

C	Characteristics	Symbol	Min	Тур	Max	Unit
ON CHARACTERISTICS*						
Static Drain-to-Source On-Resi (VGS = 10 Vdc, ID = 4 Add		R _{DS(on)}	_	_	0.4	Ohms
Forward Transconductance (V _{DS} = 10 Vdc, I _D = 4 Adc	(Q2 and Q3)	9FS	3	_		Mhos
Forward Transconductance (V _{DS} = 10 Vdc, I _D = 4 Adc	(Q1 and Q4)	9FS	2		_	Mhos
CURRENT SENSING CHARACTE	RISTICS (N-Channel, Q2 and Q3)					•
Current Mirror Ratio (Cell Ratio (RSENSE = 0, ID = 8 A, VG		n	750	_	850	-
Mirror Compliance Ratio (VGS = 10 Vdc, ID = 4 Adc)	K _{mc}	_	0.78	_	_
Source Active Resistance (VGS = 10 Vdc, I _D = 4 Adc	R _S = 10 megohm)	r _{a(on)}	_	140	_	mΩ
Mirror Active Resistance (VGS = 10 Vdc, I _D = 4 Adc)	fm(on)	_	112	_	Ohms
DYNAMIC CHARACTERISTICS (A	All Types)			1.1	*	
Input Capacitance		Ciss	_	<u> </u>	900	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0)$ f = 1 MHz)	Coss	_		450	
Transfer Capacitance	i = i ivinz)	C _{rss}	-	_	200	1
SWITCHING CHARACTERISTICS	* (N-Channel, Q2 and Q3)					<u> </u>
Turn-On Delay Time		td(on)	_	Ι –	30	ns
Rise Time	$(V_{DD} = 25 \text{ V}, I_{D} = 4 \text{ A})$	t _r	_	_	130	
Turn-Off Delay Time	R _{gen} = 50 Ohms)	td(off)	<u> </u>		120	
Fall Time		tf	_	_	125	
Total Gate Charge		Qq	_	38	45	nC
Gate-Source Charge	$(V_{DS} = 80 \text{ V}, I_{D} = 8 \text{ A})$	Qgs	_	15	_	
Gate-Drain Charge	$V_{GS} = 10 \text{ V}$	Q _{gd}	_	23		
SWITCHING CHARACTERISTICS	* (P-Channel, Q1 and Q4)		!			
Turn-On Delay Time		td(on)		_	25	ns
Rise Time	$\{V_{DD} = 25 \text{ V, } I_D = 4 \text{ A} \}$	t _r	_	_	130	1
Turn-Off Delay Time	R _{gen} = 50 Ohms)	td(off)	_	_	40	
Fall Time	1	tf	_		60	
Total Gate Charge	(V _{DS} = 80 V, I _D = 8 A V _{GS} = 10 V)	Qq		23	30	nC
Gate-Source Charge		Q _{gs}	_	10	_	
Gate-Drain Charge		Q _{gd}		13	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS (N-Channel, Q2 and Q3)					
Forward On-Voltage		V _{SD}		12	_	Vdc
Forward Turn-On Time	$(l_S = 8 A)$	ton	_	25		ns
Reverse Recovery Time		t _{rr}	_	155	_	1
SOURCE-DRAIN DIODE CHARAC	TERISTICS (P-Channel, Q1 and Q4)		·			1.
Forward On-Voltage		V _{SD}	_	4	_	Vdc
Forward Turn-On Time	(I _S = 8 A)	ton	_	25		ns
Reverse Recovery Time		t _{rr}	_	150		1

^{*}Indicates Pulse Test: Pulse Width = 300 µs Max, Duty Cycle = 2%

Note 1: Handling precautions to protect against electrostatic discharge is mandatory

Note 2: Do not use the mirror FET independent of the power FET

Note 3: It is recommended that the mirror terminal (M) be shorted to the source terminal (S) when current sensing is not required.

TYPICAL CHARACTERISTICS

N-CHANNEL




Figure 1. On-Region Characteristics




Figure 3. Transfer Characteristics




Figure 5. On-Resistance versus Drain Current

P-CHANNEL




Figure 2. On-Region Characteristics




Figure 4. Transfer Characteristics




Figure 6. On-Resistance versus Drain Current

P-CHANNEL

MPM3002

TYPICAL CHARACTERISTICS




Figure 7. On-Resistance Variation with Temperature




Figure 8. On-Resistance Variation with Temperature




Figure 9. Drain-To-Source Breakdown Voltage Variation




Figure 10. Drain-To-Source Breakdown Voltage Variation




Figure 11. Gate Threshold Voltage Variation with Temperature




Figure 12. Gate Threshold Voltage Variation with Temperature

TYPICAL CHARACTERISTICS




Figure 13. Capacitance Variation




Figure 15. Stored Charge Variation




Figure 14. Capacitance Variation




Figure 16. Stored Charge Variation




Figure 17. Thermal Response

SAFE OPERATING AREA INFORMATION





Figure 18. Maximum Rated Forward Biased Safe Operating Area



Safe Operating Area




Figure 20. Maximum Rated Switching Safe Operating Area




Figure 21. Maximum Rated Switching Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-tosource voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figures 20 and 21 are the boundaries that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, IDM and the breakdown voltage, V(BR)DSS. The switching SOA shown are applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_{C}}{R_{\theta JC}}$$

THERMAL CONSIDERATIONS OF THE MPM3002

The MPM3002 consists of two n-channel and p-channel pairs die bonded to two separate copper leadframes. An insulating material isolates the leadframes from the aluminum case. The internal construction is shown in Figure 22 below.




Figure 22. Internal Construction of the MPM3002

From this configuration, the simple thermal model shown in Figure 22 can be derived. Equation 3 is derived from this model. α is defined as the coupling coefficient between adjacent die on a common leadframe and β is defined as the coupling coefficient between die on separate leadframes.

EQUATION 3.

$$T_{Ji} = T_C + P_{Di} R_{\theta JC} + \sum_{k=1}^{4} \alpha_{ik} P_{Dk} R_{\theta JC} + \sum_{k=1}^{4} \beta_{ik} P_{Dk} R_{\theta JC}$$

 α and β values for different die combinations are listed in the maximum ratings. As an example of how the equa-

tion is used, assume that devices Q1 and Q3 are dissipating 10 watts each at a case temperature of 25°C, then calculate the junction temperature of Q1 and Q4.

FROM EQUATION 3,




Figure 23. Thermal Model of the MPM3002

 $R_{\theta 1}$ = junction to leadframe thermal resistance

 $R_{\theta 2}$ = leadframe to isolator thermal resistance

 $R_{\theta 3}$ = isolator to case thermal resistance

 $R_{ heta lpha}$ = coupling thermal resistance between adjacent

die on common leadframe

 $R_{\theta\beta}$ = coupling thermal resistance between die on sep-

arate leadframes

 $R_{\theta JC} = R_{\theta 1} + R_{\theta 2} + R_{\theta 3}$

Table 1. Thermal Coupling Coefficients

 α = coupling coefficient between adjacent die on same leadframe β = coupling coefficient between die on separate leadframes

A: α coefficient values:

$$\alpha_{11} = \alpha_{22} = \alpha_{22} = \alpha_{44} = 0$$

$$\alpha_{11} = \alpha_{22} = \alpha_{33} = \alpha_{44} = 0$$
 $\alpha_{13} = \alpha_{31} = \alpha_{23} = \alpha_{32} = \alpha_{14} = \alpha_{41} = \alpha_{24} = \alpha_{42} = 0$
 $\alpha_{12} = \alpha_{21} = \alpha_{34} = \alpha_{43} = 0.5$

B: β coefficient values

$$\beta_{11} = \beta_{22} = \beta_{33} = \beta_{44} = 0$$

$$\beta_{12} = \beta_{21} = \beta_{34} = \beta_{43} = 0$$

$$\beta_{11} = \beta_{22} = \beta_{33} = \beta_{44} = 0$$
 $\beta_{12} = \beta_{21} = \beta_{34} = \beta_{43} = 0$
 $\beta_{13} = \beta_{31} = \beta_{23} = \beta_{32} = \beta_{14} = \beta_{41} = \beta_{24} = \beta_{42} = 0.01$

68E ⊅ MPM3002

USING SENSEFET PRODUCTS

Assuming a fully switched on SENSEFET device, current sensing can be modeled with the simple resistor divider network shown in Figure 24. In this model, $r_{\rm b}$ is the bulk drain resistance, $r_{\rm m(on)}$ is the active mirror onresistance, $r_{\rm a(on)}$ is the power section's active onresistance and $r_{\rm w}$ is the source wire bond resistance. Using values for $r_{\rm a(on)}$ and $r_{\rm m(on)}$ from the electrical characteristics table; VSENSE, RSENSE, and drain current may be calculated from the following sensing equations.

SENSING EQUATIONS:

- 1. VSENSE = ID ra(on) RSENSE/[RSENSE + rm(on)]
- 2. RSENSE = VSENSE rm(on)/[ID ra(on) VSENSE]
- 3. ID = VSENSE (RSENSE + rm(on))/ra(on) RSENSE
- 4. n = ID/ISENSE; where RSENSE = 0
- 5. $r_{a(on)} = r_{m(on)}/n$

Shown in Figure 25 is the variation of sense voltage, VSENSE with drain current. When designing with SENSEFET devices there are several factors to keep in mind.

They are described as follows:

- Maximum Sense Voltage: The maximum sense voltage that can appear at the mirror terminal is (r_{a(on)}/r_{a(on)} + r_b) x V_{DS(on)}. This ratio is called the mirror compliance ratio, K_{MC}, and defines the upper boundary for sense voltage.
- Accuracy: Accurate current sensing is based upon the inherent matching of r_m(on) with the power section's active on-resistance, r_a(on). When RSENSE = 0, matching and current sensing accuracy are within ±3%. As RSENSE is increased, sensing accuracy is reduced since mirror current becomes dependent on the ratio of internal on-resistance to an external RSENSE. From a practical point of view, relatively good sensing accuracy (±10%) is maintained up to RSENSE = r_m(on)/2. As RSENSE is increased beyond r_m(on), sensing accuracy decreases rapidly.
- Ground Loop Errors: Lossless current sensing is a technique that looks for 100 mV signals in a loop that may

- carry tens or even hundreds of amps. The potential for ground loop errors in this kind of an application is a first order design consideration. Internal wire bond resistance, contact resistance, and external wiring resistance are all significant. Therefore, it is important to reference sense voltage measurement circuitry to the Kelvin pin rather than power ground. In addition, referencing gate drive to the Kelvin pin rather than power ground will provide faster switching speeds.
- Noise Suppression: Switching noise is also a first order design issue. Layout, therefore, is critical. In addition, a single pole RC filter between RSENSE and the current sensing circuitry's input terminals is often desirable. A 1 μsec time constant is generally long enough to provide adequate noise suppression and short enough to provide adequate protection during overloads. An illustration is provided in Figure 26.
- Double Pulse Suppression: In PWM circuits it is critically important to include double pulse suppression in the control circuit topology. If the current limit loop is allowed to oscillate at its natural frequency, failure of the SENSEFET device is likely due to excessive power dissipation. By syncing current limiting to the clock with a latch, double pulse suppression architectures solve this problem, and provide effective protection from overload stress.
- Parasitic Diode: In addition to the power section's usual source-drain diode, there is a mirror-drain diode in the sense cells. Like the source-drain diode, the mirror-drain diode conducts during the reverse-mode operation, however, current sense characteristics are defined only in the forward-mode operation.
- Reverse Recovery: In bridge circuits, when a SENSE-FET device's source-drain diode is commutated a voltage spike is produced at the mirror. This spike is short since it lasts only for the drain-source diode's reverse recovery time. However, its amplitude can be an order of magnitude larger than normal sense voltages and produce unwanted overcurrent trips. Blanking, filtering, or other suppression techniques may be required in some applications.




Figure 24. SENSEFET Model





Figure 25. Sense Voltage versus Drain Current






Figure 26. SENSEFET Device with Noise Suppression

Figure 27. Typical Current Sensing with a SENSEFET Device