

## SPECIFICATION

00



# 曜凌光電股份有限公司

住址: 42878 台中市大雅區科雅路 25 號 5F 5F., No.25, Keya Rd., Daya Dist., Taichung City 428, Taiwan WEB: <u>http://www.Raystar-Optronics.com</u> E-mail: sales@raystar-optronics.com Tel:886-4-2565-0761 Fax : 886-4-2565-0760

## **SPECIFICATION**

## REX012864BYPP3N00000

#### **CUSTOMER:**

APPROVED BY

PCB VERSION

DATE

FOR CUSTOMER USE ONLY

	1			
SALES BY	APPROVED BY	CHECKED BY	PREPARED BY	
ISSUED DATE:				<u>``</u>



## Contents

No.	Item	Page
1.	Revision History	4
2.	General Specification	4
3.	Module Coding System	5
4.	Interface Pin Function	6
5.	Outline Dimension	8
6.	Block Diagram	9
7.	Absolute Maximum Ratings	10
8.	Optics & Electrical Characteristics	11
9.	Reliability	15
10.	Inspection specification	16



### **1. Revision History**

DATE	VERSION	REVISED PAGE NO.	Note
2012/9/24	1		First issue

### 2. General Specification

The Features is described as follow:


- Module dimension: 45.24 × 29.14 × 2.05 (max.) mm<sup>3</sup>
- Active area: 35.056 × 17.52 mm<sup>2</sup>
- Number of dots: 128 x 64
- Pixel Pitch: 0.274 × 0.274mm2
- Pixel Size: 0.258 × 0.258 mm2
- Display Mode: Passive Matrix
- Duty: 1/64
  - Display Color: (Yellow)



## 3. Module Coding System

1	2	3	4	5	6	7	8	9	10	11	12	13
R	E	Х	012864	В	Y	Р	Р	3	Ν	0	0	000

ltem	Description		$C \land$
1	R : Raystar Optron	iics Inc.	
2	E : OLED		
3	Display Type: C→C	Character Type, G→Graphic Ty	pe, T→TAB Type, <b>X→COG Type</b>
4	Number of dots : 1	28 Dots x 64 Dots	
5	Serials code		
		A : Amber	R : RED
6	Emitting Color	B : Blue	Y : Yellow
		G : Green	W : White
7	Polarizer	P: With Polarizer; N: Without	ut Polarizer
8	Display Mode	P: Passive Matrix ; A: Active	e Matrix
9	Driver Voltage	<b>3: 3.0 V;</b> 5: 5.0V	
10	Touch Panel	N: Without touch panel; T:	With touch panel
11	Species	<b>0:Normal</b> , 1:Sunlight readabl 4:Lighting	e, 2:Transparent, 3:Flexible,
12	Grade code		
13	Serial No.	000: Sales code	





## **4. Interface Pin Function**

No.	Symbol	Function						
	Í	Reserved Pin (S	Supporting Pin	)				
1	NC(GND)			ce the influences	s from stresses	s on the		
	. ,	function pins. TI	hese pins mus	t be connected t	to external gro	und.		
2	VLSS	Ground of Anale	og Circuit					
Z	VLSS	This is an analo	nis is an analog ground pin. It should be connected to VSS externally.					
		Ground of Logic	c Circuit			Contraction of the second seco		
3	VSS	This is a ground	d pin. It also ac	ts as a referenc	e for the logic	pins. It must		
		be connected to	o external grou	nd.	Á			
		Reserved Pin			$\sim$			
4	NC	The N.C. pins b	etween functio	on pins are resei	ved for compa	atible and		
		flexible design.				J.		
5	VDD	Power Supply for				and the second se		
5	000			must be connec	cted to externa	I source.		
		Communicating						
		These pins are		e selection inpu				
6	BS1		68XX-parall	80XX-parall	Serial	I2C		
			el	el				
	500	BS1	0		0	1		
7	BS2	BS2	1		0	0		
-		Chip Select						
8	CS#			ut. The chip is e				
				en CS# is pulled	low			
2	550"	Power Reset fo						
9	RES#		et signal input.	When the pin is	low, initializat	ion of the chip		
		is executed.	I O a m (ma l					
		Data/Command	and the second sec	antrol nin M/han	the sis is sull	ad high tha		
				ontrol pin. When				
		input at D7~D0		isplay data. When				
				signals, please				
10	D/C#	Characteristics		signals, please i		ing		
				nd serial interfac	e mode is sele	cted the data		
				nen it is pulled lo				
		transferred to th						
		slave address s						
		Read/Write Sel						
9m.				it. When interfac	ing to a 68XX	-series		
North Contraction of the second secon	1	microprocessor						
	<b>D A A U</b>	input. Pull this p						
1	<sup>#</sup> R/W#	mode.	5					
	·		erface mode is	selected, this p	in will be the V	Vrite (WR#)		
		input. Data write						
<b>—</b>		CS# is pulled lo	W.					
		·						




12	E/RD#	Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low.
13~20	D0~D7	Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. When I2C mode is selected, D2 & D1 should be tired together and serve as SDAout & SDAin in application and D0 is the serial clock input SCL.
21	IREF	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10µA.
22	VCOMH	Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A capacitor should be connected between this pin and VSS.
23	VCC	Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be supplied externally.
24	GND	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

Page 7, Total 24 Pages




### **5.** Outline Dimension



100



#### 6.Block Diagram





### 7. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes	
Supply Voltage for Logic	VDD	-0.3	4	V	1,2	
Supply Voltage for Display	VCC	0	15	V	1,2	à
Operating Temperature	TOP	-40	80	C	- ~	
Storage Temperature	TSTG	-40	80	C	—	

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3."Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.



### 8. Optics & Electrical Characteristics

#### 8.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Max	Unit
Brightness	Lbr	With Polarizer (Note 3)	100	-	-	cd/m <sub>2</sub>
C.I.E. (Yellow)	(x) (y)	Without Polarizer	0.43	0.47	0.51	
			0.46	0.50	0.54	- Andrew
Dark Room Contrast	CR		-	>2000:1		
View Angle			>160	-	-	degree

\* Optical measurement taken at  $V_{DD} = 2.8V$ ,  $V_{CC} = 12.5V$ .

Software configuration follows Section 4.4 Initialization.

#### 8.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Тур	Мах	Unit
Supply Voltage for Logic	Vdd		2.4	2.8	3.5	V
Supply Voltage for Display	Vcc	Note 3	14.5	15.0	15.5	V
High Level Input	Vін	loυτ= 100μA, 3.3MHz	0.8×Vdd	-	Vdd	V
Low Level Input	VIL 🧹	loυτ= 100μA, 3.3MHz	0	-	0.2×Vdd	V
High Level Output	Vон	loυτ= 100μA, 3.3MHz	0.9×Vdd		Vdd	V
Low Level Output	Vol	loυτ= 100μA, 3.3MHz	0		0.1×Vdd	V
Operating Current for VDD	IDD	Note 4 Note 5		180 180	300 300	μΑ μΑ
Operating Current for Vcc	lcc	Note 4 Note 5	-	60 72	100 120	mA mA
Sleep Mode Current for VDD	IDD, SLEEP		-	1	5	μA
Sleep Mode Current for Vcc	ICC, SLEEP		-	1	5	μA

Note 3: Brightness (Lbr) and Supply Voltage for Display (Vcc) are subject to the change of the panel characteristics and the customer's request.

Note 4: VDD = 2.8V, VCC = 12.5V, 50% Display Area Turn on.

Note 5:  $V_{DD}$  = 2.8V,  $V_{CC}$  = 12.5V, 100% Display Area Turn on.

\* Software configuration follows Section 4.4 Initialization.




#### 8.3 AC Characteristics

8.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
<b>t</b> cycle	System Cycle Time	300	-	ns
tas	Address Setup Time	0	-	ns
tан	Address Hold Time	0	-	📥 ns
tosw	Write Data Setup Time	40	-	ns
<b>t</b> DHW	Write Data Hold Time	7	-	ns
<b>t</b> DHR	Read Data Hold Time	20		ns
tон	Output Disable Time	-	70	ns
tACC	Access Time	-	140	ns
PWcs∟	Chip Select Low Pulse Width (Read) Chip Select Low Pulse width (Write)	120 60	× -	ns
РWсsн	Chip Select High Pulse Width (Read) Chip Select High Pulse Width (Write)	60 60	-	ns
tr	Rise Time	-	15	ns
t⊧	Fall Time	-	15	ns

\* (V<sub>DD</sub> - V<sub>SS</sub> = 2.4V to 3.5V,  $T_a = 25$ °C)







Symbol	Description		Min	Max	Unit
tcycle	Clock Cycle Time		300	-	ns
tas	Address Setup Time		10	-	ns
tан	Address Hold Time		0	-	ns
tosw	Write Data Setup Time		40	-	ns
<b>t</b> DHW	Write Data Hold Time		7	-	ns
<b>t</b> dhr	Read Data Hold Time		20	-	ns
tон	Output Disable Time		-	70	ns
tacc	Access Time		-	140	ns
<b>t</b> PWLR	Read Low Time		120	-	ns
<b>t</b> PWLW	Write Low Time		60		ns
<b>t</b> pwhr	Read High Time		60 🔨	-	ns
<b>t</b> PWHW	Write High Time		60		ns
tcs	Chip Select Setup Time		0	· ·	ns
tcsн	Chip Select Hold Time to Read Signal		0	-	ns
tcsF	Chip Select Hold Time		20	-	ns
<b>t</b> R	Rise Time			15	ns
t⊧	Fall Time	× ×	-	15	ns

8.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

\* (VDD - VSS = 2.4V to 3.5V, Ta = 25°C)






.....



#### 8.3.4 I<sub>2</sub>C Interface Timing Characteristics:

Symbol	Description	Min	Max	Unit
<b>t</b> cycle	Clock Cycle Time	2.5	-	us
<b>t</b> HSTART	Start Condition Hold Time	0.6	-	us
tнd	Data Hold Time (for "SDAou⊤" Pin) Data Hold Time (for "SDAı∧" Pin)		-	ns
tsp	Data Setup Time		-	ns
	Start Condition Setup Time			
<b>t</b> sstart	(Only relevant for a repeated Start condition)	0.6		us
<b>t</b> SSTOP	Stop Condition Setup Time	0.6		us
tR	Rise Time for Data and Clock Pin		300	ns
t⊧	Fall Time for Data and Clock Pin		300	ns
tidle	Idle Time before a New Transmission can Start	1.3	-	us

\* (VDD - VSS = 2.4V to 3.5V, Ta =  $25^{\circ}$ C)





## 9. Reliability

#### 9.1 Contents of Reliability Tests

ltem	Conditions	Criteria
High Temperature Operation	80℃, 240 hrs	
Low Temperature Operation	-40℃, 240 hrs	
High Temperature Storage	80℃, 240 hrs	
Low Temperature Storage	-40℃, 240 hrs	The operational
HighTemperature/Humidity Storage	60℃, 90% RH, 240 hrs	functions work.
Thermal Shock	-40℃ ⇔80℃, 24 cycles 1 hr dwell	

\* The samples used for the above tests do not include polarizer.

\* No moisture condensation is observed during tests.

#### 9.2 Lifetime

End of lifetime is specified as 50% of initial brightness reached.

Parameter	Min	Max	Unit	Condition	Notes
Operating Life	10,000	-	hr	100 cd/m <sub>2</sub> ,50%Checkerboard	
Time	40,000	-	hr	100 cd/m <sub>2</sub> , 50% Checkerboard	6

Note 6: The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

#### 9.3 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.



### **10. Inspection specification**


NO	Item	Criterion				AQL
01	Electrical Testing	<ul> <li>1.1 Missing vertical, horizontal segment, segment contrast defect.</li> <li>1.2 Missing character, dot or icon.</li> <li>1.3 Display malfunction.</li> <li>1.4 No function or no display.</li> <li>1.5 Current consumption exceeds product specifications.</li> <li>1.6 Viewing angle defect.</li> <li>1.7 Mixed product types.</li> <li>1.8 Contrast defect.</li> </ul>				
02	Black or white spots (display only)	<ul> <li>2.1 White and black spots on display ≤0.25mm, no more than three white or black spots present.</li> <li>2.2 Densely spaced: No more than two spots or lines within 3mm</li> </ul>				
03	Black spots, white spots, contaminatio n	3.1 Round type : As following drawing Φ=( x + y ) / 2				
	(non-display)	3.2 Line type : ( → L +	(As follow Length  L≦3.0 L≦2.5 	ving drawing) Width W≦0.02 0.02 <w≦0.03 0.03<w≦0.05 0.05<w< td=""><td>Acceptable Q TY Accept no dense 2 As round type</td><td>2.5</td></w<></w≦0.05 </w≦0.03 	Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are v judge using bla specifications, r easy to find, mu check in specify direction.	ick spot not ust	Size $\Phi$ $\Phi \le 0.20$ $0.20 < \Phi \le 0.50$ $0.50 < \Phi \le 1.00$ $1.00 < \Phi$ Total Q TY	Acceptable Q TY Accept no dense 3 2 0 3	2.5



Item	Criterion				
Scratches	Follow NO.3 Black spots, white spots, contamination				
	k: Seal width t	: Glass thickness a:			
			veen panels:	Ċ	
			L'à C		
Chippod	$\Sigma \ge 1/21$		X≧ I/od		
	$1/2t < z \leq 2t$	Not exceed 1/3k	x≦1/8a	2.5	
	<ul><li>⊙ If there are 2 or mo</li><li>6.1.2 Corner crack:</li></ul>	re chips, x is total len	gth of each chip.		
		X		0	
	z: Chin thickness	v: Chip width	x: Chip length		
4	Z≦1/2t	Not over viewing	x≦1/8a		
	$1/2t < z \leq 2t$	Not exceed 1/3k	x≦1/8a		
	⊙If there are 2 or mo chip.	re chips, x is the total	length of each		
	Chipped glass	Symbols Define: x: Chip length wk: Seal width t 	Symbols Define: x: Chip length k: Seal width t: Glass thickness a: L: Electrode pad length:6.1 General glass chip : 6.1.1 Chip on panel surface and crack betw $ientification in the end of $	Symbols Define: x: Chip length k: Seal width t: Glass thickness a: Side length L: Electrode pad length:6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels:6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels: $\overrightarrow{I}$ </td	

0







NO	Item	Criterion	AQL
07	Cracked glass	With extensive crack is not acceptable.	2.5
08	Backlight elements	<ul> <li>8.1 Illumination source flickers when lit.</li> <li>8.2 Spots or scratched that appear when lit must be judged. Using Spot, lines and contamination standards.</li> <li>8.3 Backlight doesn't light or color wrong.</li> </ul>	0.65 2.5 0.65
09	Bezel	<ul><li>9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.</li><li>9.2 Bezel must comply with job specifications.</li></ul>	2.5 0.65
10	PCB · COB	<ul> <li>10.1 COB seal may not have pinholes larger than 0.2mm or contamination.</li> <li>10.2 COB seal surface may not have pinholes through to the IC.</li> <li>10.3 The height of the COB should not exceed the height indicated in the assembly diagram.</li> <li>10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.</li> <li>10.5 No oxidation or contamination PCB terminals.</li> <li>10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.</li> <li>10.7 The jumper on the PCB should conform to the product characteristic chart.</li> <li>10.8 If solder gets on bezel tab pads, LED pad, zebra pad or screw hold pad, make sure it is smoothed down.</li> </ul>	2.5 2.5 0.65 2.5 0.65 0.65 2.5
11	Soldering	<ul> <li>11.1 No un-melted solder paste may be present on the PCB.</li> <li>11.2 No cold solder joints, missing solder connections, oxidation or icicle.</li> <li>11.3 No residue or solder balls on PCB.</li> <li>11.4 No short circuits in components on PCB.</li> </ul>	2.5 2.5 2.5 0.65

0



NO	Item	Criterion	AQL
		12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.	2.5
		12.2 No cracks on interface pin (OLB) of TCP.	0.65
		12.3 No contamination, solder residue or solder balls on	2.5
		product.	2.5
		12.4 The IC on the TCP may not be damaged, circuits.	2.5
		12.5 The uppermost edge of the protective strip on the	
10	General	interface pin must be present or look as if it cause the interface pin to sever.	2.5
12	appearance	12.6 The residual rosin or tin oil of soldering (component or	2.5
		chip component) is not burned into brown or black color.	0.65
		12.7 Sealant on top of the ITO circuit has not hardened.	0.65
		12.8 Pin type must match type in specification sheet.	0.65
		12.9 Pin loose or missing pins.	
		12.10 Product packaging must the same as specified on packaging specification sheet.	0.65
		12.11 Product dimension and structure must conform to	
		product specification sheet.	



Standard :

Defect item	Sorting	Defect judgment
No Display	Major	
Dark crisscross line	Major	
Short	Major	
Miss line	Major	
Wrong Display	Major	



Display Uneven	Major	
Dark dot and light line	Major	



Page: 1

#### **Module Sample Estimate Feedback Sheet** Module Number : **1** • Panel Specification : □NG , 1. Panel Type : □ Pass □NG ,\_\_\_\_\_ 2. Numbers of Pixel : □ Pass □NG ,\_\_\_\_\_ 3. View Area : □ Pass □NG ,\_\_\_\_\_ 4. Active Area : □ Pass □NG ,\_\_\_\_\_ D Pass 5.Emitting Color : □NG , □Pass 6.Uniformity : □NG ,\_\_\_\_ 7.Operating Pass Temperature : □NG ,\_\_\_ 8.Storage Temperature : - Pass 9.Others : **2** • Mechanical Specification : 1. PCB Size : □Pass □NG ,\_\_\_ □NG , 2.Frame Size : □Pass □NG , 3.Materal of Frame : □Pass □NG , 4.Connector Position : □Pass □NG , 5.Fix Hole Position : □Pass □NG ,\_\_\_\_ 6. Thickness of PCB : □Pass 7. Height of Frame to □Pass □NG ,\_\_\_\_ PCB: □NG ,\_\_\_\_\_ 8.Height of Module : □Pass □NG , 9.Others : Pass 3 · <u>Relative Hole Size</u> : □NG ,\_\_\_\_ 1.Pitch of Connector : □Pass 2.Hole size of □Pass □NG ,\_\_\_\_\_ Connector : □NG ,\_\_\_\_\_ □Pass 3.Mounting Hole size : □NG ,\_\_\_\_\_ 4.Mounting Hole Type : □Pass □Pass 5.Others : □NG ,

>> Go to page 2 <<



Page: 2

Module Number :					
4 · Electronic Characteristics of Module :					
1.Input Voltage :	□Pass	□NG ,			
2.Supply Current :	□Pass	□NG ,			
3.Driving Voltage for OLED :	□Pass	□NG ,			
4.Contrast for OLED :	□Pass	□NG ,	product and the second s		
5.Negative Voltage Output :	□Pass	□NG ,			
6.Interface Function :	□Pass	□NG ,			
7.ESD test :	□Pass	□NG ,			
8.Others :	□Pass	□NG ,			
E 0					

5 · <u>Summary</u> :

Sales signature : \_\_\_\_\_ Customer Signature : \_\_\_\_\_

Date :