INTEGRATED CIRCUITS



Product specification Supersedes data of January 1995 File under Integrated Circuits, IC02 1999 Sep 27



HILIP

# TDA8351

### FEATURES

- Few external components
- Highly efficient fully DC-coupled vertical output bridge circuit
- Vertical flyback switch
- Guard circuit
- Protection against:
  - short-circuit of the output pins (7 and 4)
  - $-\,$  short-circuit of the output pins to  $V_{P}$
- Temperature protection
- High EMC immunity because of common mode inputs
- A guard signal in zoom mode.

### QUICK REFERENCE DATA

### GENERAL DESCRIPTION

The TDA8351 is a power circuit for use in  $90^{\circ}$  and  $110^{\circ}$  colour deflection systems for field frequencies of 50 to 120 Hz. The circuit provides a DC driven vertical deflection output circuit, operating as a highly efficient class G system.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply		•	•			- 1
VP	supply voltage		9	_	25	V
lq	quiescent supply current		-	30	-	mA
Vertical circuit			•			•
I <sub>O(p-p)</sub>	output current (peak-to-peak value)		-	-	3	A
I <sub>diff(p-p)</sub>	differential input current (peak-to-peak value)		-	600	-	μΑ
V <sub>diff(p-p)</sub>	differential input voltage (peak-to-peak value)		-	1.5	1.8	V
Flyback switch						
I <sub>M</sub>	peak output current		-	_	±1.5	A
V <sub>FB</sub>	flyback supply voltage		-	-	50	V
		note 1	-	-	60	V
Thermal data (ii	n accordance with IEC 747-1)					
T <sub>stg</sub>	storage temperature		-55	_	+150	°C
T <sub>amb</sub>	operating ambient temperature		-25	-	+75	°C
T <sub>vi</sub>	virtual junction temperature		_	_	150	°C

#### Note

1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (depending on I<sub>O</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 6 and pin 3. This supply voltage line must have a resistance of 33  $\Omega$  (see application circuit Fig.6).

# TDA8351

### ORDERING INFORMATION

TYPE NUMBER		PACKAGE			
	NAME	DESCRIPTION	VERSION		
TDA8351	SIL9P	P plastic single-in-line power package; 9 leads SOT13			

#### **BLOCK DIAGRAM**



#### PINNING

SYMBOL	PIN	DESCRIPTION
I <sub>drive(pos)</sub>	1	input power-stage (positive); includes I <sub>I(sb)</sub> signal bias
I <sub>drive(neg)</sub>	2	input power-stage (negative); includes I <sub>I(sb)</sub> signal bias
VP	3	operating supply voltage
V <sub>O(B)</sub>	4	output voltage B
GND	5	ground
V <sub>FB</sub>	6	input flyback supply voltage
V <sub>O(A)</sub>	7	output voltage A
V <sub>O(guard)</sub>	8	guard output voltage
V <sub>I(fb)</sub>	9	input feedback voltage





#### FUNCTIONAL DESCRIPTION

The vertical driver circuit is a bridge configuration. The deflection coil is connected between the output amplifiers, which are driven in opposite phase. An external resistor (R<sub>M</sub>) connected in series with the deflection coil provides internal feedback information. The differential input circuit is voltage driven. The input circuit has been adapted to enable it to be used with the TDA9150, TDA9151B, TDA9160A, TDA9162, TDA8366 and TDA8376 which deliver symmetrical current signals. An external resistor (R<sub>CON</sub>) connected between the differential input determines the output current through the deflection coil. The relationship between the differential input current and the output current is defined by:  $I_{diff} \times R_{CON} = I_{coil} \times R_{M}$ . The output current is adjustable from 0.5 A (p-p) to 3 A (p-p) by varying R<sub>M</sub>. The maximum input differential voltage is 1.8 V. In the application it is recommended that  $V_{diff} = 1.5 V$  (typ). This is recommended because of the spread of input current and the spread in the value of R<sub>CON</sub>.

The flyback voltage is determined by an additional supply voltage V<sub>FB</sub>. The principle of operating with two supply voltages (class G) makes it possible to fix the supply voltage V<sub>P</sub> optimum for the scan voltage and the second supply voltage V<sub>FB</sub> optimum for the flyback voltage. Using this method, very high efficiency is achieved.

The supply voltage  $V_{FB}$  is almost totally available as flyback voltage across the coil, this being possible due to the absence of a decoupling capacitor (not necessary, due to the bridge configuration). Built-in protections are:

- thermal protection
- short-circuit protection of the output pins (pins 4 and 7)
- short-circuit protection of the output pins to V<sub>P</sub>.

A guard circuit  $V_{O(\text{guard})}$  is provided. The guard circuit is activated at the following conditions:

- during flyback
- during short-circuit of the coil and during short-circuit of the output pins (pins 4 and 7) to V<sub>P</sub> or ground
- · during open loop
- when the thermal protection is activated.

This signal can be used for blanking the picture tube screen.

### TDA8351

### TDA8351

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
DC supply				•	-
VP	supply voltage	non-operating	-	40	V
			_	25	V
V <sub>FB</sub>	flyback supply voltage		_	50	V
		note 1	_	60	V
Vertical circuit					-
I <sub>O(p-p)</sub>	output current (peak-to-peak value)	note 2	-	3	А
V <sub>O(A)</sub>	output voltage (pin 7)		_	52	V
		note 1	-	62	V
Flyback switch				•	-
I <sub>M</sub>	peak output current		-	±1.5	А
Thermal data (ir	accordance with IEC 747-1)			•	-
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	operating ambient temperature		-25	+75	°C
T <sub>vj</sub>	virtual junction temperature		_	150	°C
R <sub>th vj-c</sub>	resistance v <sub>j</sub> -case		_	4	K/W
R <sub>th vj-a</sub>	resistance vj-ambient in free air		_	40	K/W
t <sub>sc</sub>	short-circuiting time	note 3	_	1	hr

Notes

- 1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (depending on I<sub>O</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 6 and pin 3. This supply voltage line must have a resistance of 33  $\Omega$  (see application circuit Fig.6).
- 2. I<sub>O</sub> maximum determined by current protection.
- 3. Up to  $V_P = 18 V$ .

### TDA8351

### CHARACTERISTICS

 $V_P$  = 17.5 V;  $T_{amb}$  = 25 °C;  $V_{FB}$  = 45 V;  $f_i$  = 50 Hz;  $I_{I(sb)}$  = 400  $\mu$ A; measured in test circuit of Fig.3; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
DC supply	1		•			-1
V <sub>P</sub>	operating supply voltage		9.0	_	25	V
V <sub>FB</sub>	flyback supply voltage		VP	_	50	V
		note 1	V <sub>P</sub>	-	60	V
l <sub>P</sub>	supply current	no signal; no load	_	30	55	mA
Vertical cir	cuit			ŀ		
Vo	output voltage swing (scan)	$\begin{split} I_{diff} &= 0.6 \text{ mA (p-p);} \\ V_{diff} &= 1.8 \text{ V (p-p);} \\ I_{O} &= 3 \text{ A (p-p)} \end{split}$	19.8	-	-	V
LE	linearity error	I <sub>O</sub> = 3 A (p-p); note 2	_	1	3	%
		I <sub>O</sub> = 50 mA (p-p); note 2	-	1	3	%
Vo	output voltage swing (flyback) $V_{O(A)} - V_{O(B)}$	I <sub>diff</sub> = 0.3 mA; I <sub>O</sub> = 1.5 A	-	39	-	V
V <sub>DF</sub>	forward voltage of the internal efficiency diode $(V_{O(A)} - V_{FB})$	$I_{O} = -1.5 \text{ A};$ $I_{diff} = 0.3 \text{ mA}$	-	-	1.5	V
I <sub>os</sub>	output offset current	I <sub>diff</sub> = 0; I <sub>l(sb)</sub> = 50 to 500 μA	-	-	30	mA
V <sub>os</sub>	offset voltage at the input of the feedback amplifier $(V_{I(fb)} - V_{O(B)})$	$I_{diff} = 0;$ $I_{I(sb)} = 50 \text{ to } 500 \ \mu\text{A}$	-	-	18	mV
$\Delta V_{os}T$	output offset voltage as a function of temperature	I <sub>diff</sub> = 0	-	-	72	μV/K
V <sub>O(A)</sub>	DC output voltage	I <sub>diff</sub> = 0; note 3	_	8.0	_	V
G <sub>vo</sub>	open-loop voltage gain (V <sub>7-4</sub> /V <sub>1-2</sub> )	notes 4 and 5	_	80	_	dB
	open loop voltage gain $(V_{7-4}/V_{9-4}; V_{1-2} = 0)$	note 4	-	80	-	dB
V <sub>R</sub>	voltage ratio V <sub>1-2</sub> /V <sub>9-4</sub>		_	0	_	dB
f <sub>res</sub>	frequency response (-3 dB)	open loop; note 6	_	40	_	Hz
Gl	current gain (I <sub>O</sub> /I <sub>diff</sub> )		_	5000	_	
$\Delta G_c T$	current gain drift as a function of temperature		-	-	10-4	К
I <sub>I(sb)</sub>	signal bias current		50	400	500	μA
I <sub>FB</sub>	flyback supply current	during scan	_	_	100	μA
PSRR	power supply ripple rejection	note 7	-	80	-	dB
V <sub>I(DC)</sub>	DC input voltage		_	2.7	-	V
V <sub>I(CM)</sub>	common mode input voltage	$I_{I(sb)} = 0$	0	-	1.6	V
I <sub>bias</sub>	input bias current	$I_{I(sb)} = 0$	-	0.1	0.5	μA
I <sub>O(CM)</sub>	common mode output current	$\Delta I_{I(sb)} = 300 \ \mu A \ (p-p);$ $f_i = 50 \ Hz; \ I_{diff} = 0$	-	0.2	-	mA

### TDA8351

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Guard circu	uit	•	•	•	1	•
I <sub>O</sub>	output current	not active; V <sub>O(guard)</sub> = 0 V	-	-	50	μA
		active; V <sub>O(guard)</sub> = 3.6 V	1	-	2.5	mA
V <sub>O(guard)</sub>	output voltage on pin 8	I <sub>O</sub> = 100 μA	4.6	-	5.5	V
	allowable voltage on pin 8	maximum leakage current = 10 μA;	-	-	40	V

#### Notes

- 1. A flyback supply voltage of >50 V up to 60 V is allowed in application. A 220 nF capacitor in series with a 22  $\Omega$  resistor (dependent on I<sub>O</sub> and the inductance of the coil) has to be connected between pin 7 and ground. The decoupling capacitor of V<sub>FB</sub> has to be connected between pin 6 and pin 3. This supply voltage line must have a resistance of 33  $\Omega$  (see application circuit Fig.6).
- The linearity error is measured without S-correction and based on the same measurement principle as performed on the screen. The measuring method is as follows: Divide the output signal I<sub>4</sub> – I<sub>7</sub> (V<sub>RM</sub>) into 22 equal parts ranging from 1 to 22 inclusive. Measure the value of two succeeding parts called one block starting with part 2 and 3 (block 1) and ending with part 20 and 21 (block 10). Thus part 1 and 22 are unused. The equations for linearity error for adjacent blocks (LEAB) and linearity error for not adjacent blocks (LENAB) are given below:

$$\mathsf{LEAB} = \frac{a_k - a_{(k+1)}}{a_{avg}} \text{ ; } \mathsf{LENAB} = \frac{a_{max} - a_{min}}{a_{avg}}$$

- 3. Referenced to V<sub>P</sub>.
- 4. The V values within formulae relate to voltages at or across relative pin numbers, i.e.  $V_{7-4}/V_{1-2}$  = voltage value across pins 7 and 4 divided by voltage value across pins 1 and 2.
- 5. V<sub>9-4</sub> AC short-circuited.
- 6. Frequency response  $V_{7-4}/V_{9-4}$  is equal to frequency response  $V_{7-4}/V_{1-2}$ .
- 7. At  $V_{(ripple)} = 500 \text{ mV}$  eff; measured across  $R_M$ ;  $f_i = 50 \text{ Hz}$ .

## TDA8351





# TDA8351

### **APPLICATION INFORMATION**



## TDA8351



**TDA8351** 

### DC-coupled vertical deflection circuit

#### PACKAGE OUTLINE

SIL9P: plastic single in-line power package; 9 leads



### SOT131-2

### TDA8351

#### SOLDERING

# Introduction to soldering through-hole mount packages

This text gives a brief insight to wave, dip and manual soldering. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

#### Soldering by dipping or by solder wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joints for more than 5 seconds.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### Suitability of through-hole mount IC packages for dipping and wave soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	DIPPING	WAVE		
DBS, DIP, HDIP, SDIP, SIL	suitable	suitable <sup>(1)</sup>		

#### Note

1. For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

#### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

TDA8351

NOTES

TDA8351

NOTES

TDA8351

NOTES

# Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Tel. +31 40 27 82785, Fax. +31 40 27 88399 Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Tel. +64 9 849 4160, Fax. +64 9 849 7811 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

© Philips Electronics N.V. 1999

545004/02/pp16

Date of release: 1999 Sep 27

Document order number: 9397 750 06203

SCA 68

Let's make things better.

Internet: http://www.semiconductors.philips.com





