International **ICR** Rectifier Preliminary Data Sheet No. PD60034-J

IR2151 (NOTE: For new designs, we

recommend IR's new products IR2153 and IR21531)

SELF-OSCILLATING HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V Tolerant to negative transient voltage dV/dt immune
- Undervoltage lockout
- Programmable oscillator frequency

$$f = \frac{1}{1.4 \times (\mathsf{R}_{\mathsf{T}} + 75\Omega) \times \mathsf{C}_{\mathsf{T}}}$$

- · Matched propagation delay for both channels
- Low side output in phase with RT

Description

The IR2151 is a high voltage, high speed, self-oscillating power MOSFET and IGBT driver with both high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The front end features a programmable oscillator which is similar to the 555 timer. The output drivers feature a high pulse current buffer stage and an internal deadtime designed for minimum driver cross-conduction. Propagation delays for the two channels are matched to simplify use in 50% duty cycle applications. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration that operates off a high voltage rail up to 600 volts.

Typical Connection

Product Summary

Voffset	600V max.
Duty Cycle	50%
IO+/-	100 mA / 210 mA
Vout	10 - 20V
Deadtime (typ.)	1.2 µs

Packages





Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units	
VB	High side floating supply voltage		-0.3	625		
Vs	High side floating supply offset voltage		V _B - 25	V _B + 0.3	1	
V _{HO}	High side floating output voltage		V _S - 0.3	V _B +0.3		
V _{LO}	Low side output voltage		-0.3	V _{CC} + 0.3		
V _{RT}	R _T voltage		-0.3	V _{CC} + 0.3	V	
V _{CT}	C _T voltage		-0.3	V _{CC} + 0.3		
Icc	Supply current (note 1)		—	25	mA	
I _{RT}	R _T output current		-5	5		
dV _s /dt	Allowable offset supply voltage transient		—	50	V/ns	
PD	Package power dissipation @ $T_A \le +25^{\circ}C$	(8 lead DIP)	—	1.0	w	
		(8 lead SOIC)	_	0.625	vv	
R _{0JA}	Thermal resistance, junction to ambient	(8 lead DIP)	_	125	°C/W	
		(8 lead SOIC)	_	200	0/00	
TJ	Junction temperature		—	150		
Τ _S	Storage temperature		-55	150	°C	
TL	Lead temperature (soldering, 10 seconds)		—	300]	

Recommended Operating Conditions

The input/output logic timing diagram is shown in figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
VB	High side sloating supply absolute voltage	V _S + 10	V _S + 20	
Vs	High side floating supply offset voltage	_	600	.,
V _{HO}	High side floating output voltage	VS	VB	V
V _{LO}	Low side output voltage	0	V _{CC}	
ICC	Supply current (note 1)	—	5	mA
TA	Ambient temperature	-40	125	°C

Note 1: Because of the IR2151's application specificity toward off-line supply systems, this IC contains a zener clamp structure between the chip V_{CC} and COM which has a nominal breakdown voltage of 15.6V. Therefore, the IC supply voltage is normally derived by forcing current into the supply lead (typically by means of a high value resistor connected between the chip V_{CC} and the rectified line voltage and a local decoupling capacitor from V_{CC} to COM) and allowing the internal zener clamp circuit to determine the nominal supply voltage. Therefore, this circuit should not be driven by a DC, low impedance power source of greater than V_{CLAMP}.

Dynamic Electrical Characteristics

 $V_{BIAS}\left(V_{CC},\,V_{BS}\right)$ = 12V, C_L = 1000 pF and T_A = 25°C unless otherwise specified.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
tr	Turn-on rise time	_	80	120		
t _f	Turn-off fall time	—	40	70	ns	
DT	Deadtime	0.50	1.20	2.25	μs	
D	R _T duty cycle	48	50	52	%	

Static Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 12V, C_L = 1000 pF, C_T = 1 nF and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
fosc	Oscillator frequency	19.4	20.0	20.6	kHz	R _T = 35.7 kΩ
		94	100	106		R _T = 7.04 kΩ
VCLAMP	V _{CC} zener shunt clamp voltage	14.4	15.6	16.8		$I_{CC} = 5 \text{ mA}$
V _{CT+}	2/3 V _{CC} threshold	7.8	8.0	8.2	V	
V _{CT} -	1/3 V _{CC} threshold	3.8	4.0	4.2		
VCTUV	C _T undervoltage lockout	—	20	50		2.5V <v<sub>CC<v<sub>CCUV+</v<sub></v<sub>
V _{RT+}	R_T high level output voltage, V_{CC} - R_T	—	0	100	1	I _{RT} = -100 μA
		—	200	300		I _{RT} = -1 mA
V _{RT-}	R _T Low Level Output Voltage	_	20	50		I _{RT} = 100 μA
		_	200	300	mV	I _{RT} = 1 mA
V _{RTUV}	R _T Undervoltage Lockout, V _{CC} - R _T		0	100	1	2.5V <v<sub>CC<v<sub>CCUV+</v<sub></v<sub>
Voн	High Level Output Voltage, VBIAS - VO		—	100		$I_{O} = 0A$
V _{OL}	Low Level Output Voltage, VO	_	_	100		$I_{O} = 0A$
I _{LK}	Offset Supply Leakage Current		—	50		$V_{B} = V_{S} = 600V$
I _{QBS}	Quiescent V _{BS} Supply Current	—	10	50	μA	
lacc	Quiescent V _{CC} Supply Current		400	950		
ICT	C _T Input Current	_	0.001	1.0		
V _{CCUV+}	V _{CC} Supply Undervoltage Positive Going Threshold	7.7	8.4	9.2		
Vccuv-	V _{CC} Supply Undervoltage Negative Going Threshold	7.4	8.1	8.9		
VCCUVH	V _{CC} Supply Undervoltage Lockout Hysteresis	200	500	—	mV	
I _{O+}	Output High Short Circuit Pulsed Current	100	125	—	mA	$V_{O} = 0V$
I _{O-}	Output Low Short Circuit Pulsed Current	210	250	_		V _O = 15V

International **ISR** Rectifier

Functional Block Diagram



Lead Definitions

Symbol	Description		
RT	Oscillator timing resistor input, in phase with LO for normal IC operation		
C _T	Oscillator timing capacitor input, the oscillator frequency according to the following equation:		
	$f = \frac{1}{1.4 \times (R_{T} + 75\Omega) \times C_{T}}$		
	where 75 Ω is the effective impedance of the RT output stage		
VB	High side floating supply		
НО	High side gate drive output		
VS	High side floating supply return		
V _{CC}	Low side and logic fixed supply		
LO	Low side gate drive output		
СОМ	Low side return		

Lead Assignments



International

IR2151



8 Lead SOIC

01-0021 08

International



Figure 1. Input/Output Timing Diagram







Figure 3. Deadtime Waveform Definitions



WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245 Tel: (310) 252-7105 http://www.irf.com/ Data and specifications subject to change without notice. 3/30/2001