# IN74HC4051


### Analog Multiplexer Demultiplexer High-Performance Silicon-Gate CMOS

The IN74HC4051 utilize silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{\rm CC}$  to  $V_{\rm EE}$ ).

The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is high, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LS/ALSTTL outputs.

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range (VCC-VEE)=2.0 to 12.0 V
- Digital (Control) Power Supply Range (Vcc-GND)=2.0 to 6.0 V
- Low Noise



packages


#### **PIN ASSIGNMENT**

X4 [	1.	16	v <sub>cc</sub>
X6 [	2	15	🗆 X2
х [	3	14	D X1
X7 [	4	13	x0
X5 [	5	12	<b>X</b> 3
ENABLE [	6	11	ЪА
V <sub>EE</sub> [	7	10	В
GND [	8	9	С

#### **FUNCTION TABLE**

Co	ON			
Enable		Select		Channels
	С	В	Α	
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	Х	Х	Х	None
X = don'	t care			

LOGIC DIAGRAM Single-Pole, 8-Position Plus Common Off



#### **MAXIMUM RATINGS**\*

Symbol	Parameter	Value	Unit
Vcc	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	-0.5 to +7.0 -0.5 to +14.0	V
Vee	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +0.5	V
Vis	Analog Input Voltage	$V_{\text{EE}}$ - 0.5 to $V_{\text{CC}}\!+\!0.5$	V
Vin	Digital Input Voltage (Referenced to GND)	-1.5 to Vcc +1.5	V
Ι	DC Input Current Into or Out of Any Pin	±25	mA
PD	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
Tstg	Storage Temperature	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

<sup>\*</sup>Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the Recommended Operating Conditions.

Functional operation should be restricted to the Recommended Operating Condition

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
Vcc	Positive Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	2.0 2.0	6.0 12.0	V
VEE	Negative DC Supply Voltage (Referenced to GND)	- 6.0	GND	V
Vıs	Analog Input Voltage	VEE	Vcc	V
Vin	Digital Input Voltage (Referenced to GND)	GND	Vcc	V
VIO*	Static or Dynamic Voltage Across Switch	-	1.2	V
TA	Operating Temperature, All Package Types	-55	+125	°C
tr, tf	Input Rise and Fall Time (Channel Select $V_{CC} = 2.0 V$ or Enable Inputs) $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$	0 0 0	1000 500 400	ns

\* For voltage drops across the switch greater than 1.2 V (switch on), excessive Vcc current may be drawn; i. e., the current out of the switch may contain both Vcc and switch input components. The reliability of the

device will be unaffected unless the Maximum Ratings are exceeded.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{IN}$  and  $V_{OUT}$  should be constrained to the range indicated in the Recommended Operating Conditions..

Unused digital input pins must always be tied to an appropriate logic voltage level (e.g., either GND or Vcc). Unused Analog I/O pins may be left open or terminated.

# DC ELECTRICAL CHARACTERISTICS Digital Section (Voltages Referenced to GND)

VEE=GND, Except Where Noted

			Vcc	Guara	Guaranteed Limit		
Symbol	Parameter	Test Conditions	v	25 °C to -55°C	≤85 °C	≤125 °C	Unit
Vih	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = Per Spec$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
Vıl	Maximum Low -Level Input Voltage, Channel-Select or Enable Inputs	$R_{ON} = Per Spec$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
In	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{IN} = V_{CC}$ or GND, $V_{EE} = -6.0 V$	6.0	±0.1	±1.0	±1.0	μΑ
Icc	Maximum Quiescent Supply Current (per Package)	Channel Select = $V_{CC}$ or GND Enable = $V_{CC}$ or GND $V_{IS}$ = $V_{CC}$ or GND $V_{IO}$ = 0 V $V_{EE}$ = GND	6.0	2	20	40	μΑ
		$V_{EE} = -6.0$	6.0	8	80	160	

### DC ELECTRICAL CHARACTERISTICS Analog Section

			Vcc	VEE	Guaran	teed L	imit	
Symbol	Parameter	Test Conditions	V	V	25 °C to -55°C	≤85 °C	≤125 °C	Unit
Ron	Maximum "ON" Resistance	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ or } V_{EE}$ $I_S \le 2.0 \text{ mA}(Figure 1)$	4.5 4.5 6.0	0.0 -4.5 -6.0	190 120 100	240 150 125	280 170 140	Ω
		$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = V_{CC} \text{ or } V_{EE}$ $(Endpoints)$ $I_{S} \le 2.0 \text{ mA}(Figure 1)$	4.5 4.5 6.0	0.0 -4.5 -6.0	150 100 80	190 125 100	230 140 115	
Δ <b>R</b> on	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IS} = 1/2 (V_{CC}-V_{EE})$ $I_{S} \le 2.0 \text{ mA}$	4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	Ω
Ioff	Maximum Off- Channel Leakage Current, Any One Channel	$V_{IN} = V_{IL}$ or $V_{IH}$ $V_{IO} = V_{CC}$ - $V_{EE}$ Switch Off (Figure 2)	6.0	-6.0	0.1	0.5	1.0	μΑ
	Maximum Off- Channel Leakage Current, Common Channel	$V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IO} = V_{CC} - V_{EE}$ Switch Off (Figure 3)	6.0	-6.0	0.2	2.0	4.0	
Ion	Maximum On- Channel Leakage Current, Channel to Channel	V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub> Switch to Switch = V <sub>CC</sub> - V <sub>EE</sub> (Figure 4)	6.0	-6.0	0.2	2.0	4.0	μA



			Vcc	Gu	aranteed L	imit	
Symbol	Parameter		v	25 °C	≤85°C	≤125°C	Unit
			to -55°C				
tplh, tphl	Maximum Propagation Delay		2.0	370	465	550	ns
	Analog Output (Figures 8 and	19)	4.5 6.0	74 63	93 79	110 94	
tplh, tphl	Maximum Propagation Delay	Analog Input to	2.0	60	75	90	ns
tPLH, tPHL	Maximum Propagation Delay, Analog Input to Analog Output (Figures 10 and 11)			12	15	18	115
				10	13	15	
tplz, tphz	Maximum Propagation Delay, Enable to Analog Output (Figures 12 and 13)			290	364	430	ns
				58	73	86	
				49	62	73	
tpzl, tpzh	Maximum Propagation Delay	, Enable to Analog	2.0 4.5	345	435	515	ns
	Output (Figures 12 and 13)			69 59	87 74	103 87	
Cin	Maximum Input Capacitance, Channel-Select or Enable Inputs			10	10	10	pF
Сі/о	Maximum Capacitance Analog I/O All Switches Off		-	35	35	35	pF
	Common O/I		-	130	130	130	
	Feedthrough		-	1.0	1.0	1.0	

# AC ELECTRICAL CHARACTERISTICS( $C_L=50pF$ ,Input tr=tf=6.0 ns)

	Power Dissipation Capacitance (Per Package) (Figure 14)	Typical @25°C, $V_{CC}$ = 5.0 V, $V_{EE}$ = 0 V	
Cpd	Used to determine the no-load dynamic power consumption: $P_D = C_{PD}Vcc^2f + IccVcc$	45	pF



				/		
			Vcc	$V_{\text{EE}}$	Limit*	
Symbol	Parameter	Test Conditions	V	V	25 °C	Unit
BW	Maximum On- Channel	fin=1 MHz Sine Wave Adjust fin Voltage to Obtain 0 dBm at Vos				MHz
	Bandwidth or	Increase fin Frequence Until dB Meter	2.25	-2.25	80	
	Minimum	Reads $-3 \text{ dB}$	4.50 6.00	-4.50 -6.00	80 80	
	Frequency Response (Figure 5)	$R_{L} = 50 \Omega, C_{L} = 10 \text{ pF}$	0.00	-0.00	80	
-	Off-Channel Feedthrough	fin= Sine Wave Adjust fin Voltage to Obtain 0 dBm at VIs				dB
	Isolation (Figure 6)	$f_{in} = 10 \text{ kHz}, \text{ R}_{L} = 600 \Omega, \text{ C}_{L} = 50 \text{ pF}$	2.25	-2.25	-50	
	(Figure 0)		4.50	-2.23	-30 -50	
			6.00	-6.00	-50	
		$f_{in} = 1.0 \text{ MHz}, R_L = 50 \Omega, C_L = 10 \text{ pF}$	2.25	-2.25	-40	
			4.50	-4.50	-40	
			6.00	-6.00	-40	
-	Feedthrough Noise, Channel Select Input to	$V_{IN} \le 1$ Mhz Square Wave (tr = tr = 6 ns) Adjust RL at Setup so that Is = 0 A Enable = GND				тVрр
	Common O/I	$R_L = 600 \Omega, C_L = 50 pF$	2.25	-2.25	25	
	(Figure 7)		4.50	-4.50	105	
			6.00	-6.00	135	
		$R_L = 10 \Omega, C_L = 10 pF$	2.25	-2.25	35	
			4.50	-4.50	145	
			6.00	-6.00	190	
THD	Total Harmonic Distortion	$f_{in} = 1 \text{ kHz}, \text{ RL} = 10 \text{ k}\Omega, \text{ CL} = 50 \text{ pF}$ THD = THD <sub>Measured</sub> - THD <sub>Source</sub>				%
	(Figure 15)	$V_{IS} = 4.0 V_{PP}$ sine wave	2.25	-2.25	0.10	
		$V_{IS} = 8.0 V_{PP}$ sine wave $V_{IS} = 11.0 V_{PP}$ sine wave	4.50 6.00	-4.50 -6.00	0.08 0.05	
		VIS - 11.0 VPP SINC WAVE	0.00	-0.00	0.05	

### **ADDITIONAL APPLICATION CHARACTERISTICS** (GND = 0.0 V)

\* Limits not tested. Determined by design and verified by qualification.




Figure 1. On Resistance Test Set-Up






Figure 2. Maximum Off Channel Leakage Current, Any One Channel, Test Set-UP




Figure 3. Maximum Off Channel Leakage Current, Common Channel, Test Set-UP






Figure 4. Maximum On Channel Leakage Current, Channel to Channel, Test Set-UP




\* Includes all probe and jig capacitance. Figure 6. Off Channel Feedthrough Isolation, Test Set-UP




\* Includes all probe and jig capacitance.

Figure 5. Maximum On Channel Bandwidth, Test Set-UP



\* Includes all probe and jig capacitance. Figure 7.Feedthrough Noise, Channel Select to Common Out, Test Set-Up








Figure 8. Switching Weveforms

\* Includes all probe and jig capacitance. Figure 9. Test Set-UP, Channel Select to Analog Out








Figure 10. Switching Weveforms

\* Includes all probe and jig capacitance. Figure 11. Test Set-UP, Analog In to Analog Out




Figure 12. Switching Weveforms





Figure 13. Test Set-UP, Enable to Analog Out








Figure 14. Power Dissipation Capacitance, Test Set-Up

\* Includes all probe and jig capacitance Figure 15. Total Harmonic Distortion, Test Set-UP

### **EXPANDED LOGIC DIAGRAM**

